

Exhibit 5

**Claims Reciting Specific “Bits” Of A PCI Bus Transaction, Including But Not Limited To
“Address Bits,” “Data Bits,” And “Byte Enabled Information Bits”**

Claim Limitations	Asserted Claims
“ address and data bits of a Peripheral Component Interconnect (PCI) bus transaction”	<p>’768 patent, claims 1, 4, 7, 9, 10, 13, 15, 18, 22, 30, 33, 39;</p> <p>’750 patent, claims 5, 10, 18, 31, 35, 46;</p> <p>’797 patent, claims 7, 10, 14, 36;</p> <p>’359 patent, claims 3, 7, 17;</p> <p>’977 patent, claims 1, 9, 10, 16;</p> <p>’654 patent, claim 14;</p> <p>’739 patent, claims 29, 31;</p> <p>’602 patent, claim 14;</p> <p>’140 patent, claim 30;</p> <p>’468 patent, claims 14, 26, 29, 35, 37, 45;</p> <p>’947 patent, claims 54, 57.</p>
“ address and data bits of a Peripheral Component Interconnect (PCI) bus transaction with different serialized forms ”	’768 patent, claim 8.
“ address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction”	<p>’750 patent, claims 1, 18, 21, 25, 27, 29, 44;</p> <p>’947 patent, claims 19, 35, 48, 51.</p>